Grenoble, France, 10-9-2014 — /EuropaWire/ — WHO/WHAT: The Design and Verification Conference & Exhibition Europe is a new conference for the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored … Read the full press release →
Posted in Business, Denmark, Electronics & Machinery, Finland, France, Germany, Marketing, News, Sweden, Switzerland, Technology, United Kingdom
Tagged Accellera Systems Initiative, ARM, Bernd Adler, Cadence, chip architects, DVCon Europe, EDA, electronic systems and integrated circuits, IP integrators, IP languages, IP Reuse and Design Automation, IP-XACT, Lower Power Design and Verification, Mentor Graphics, Mixed-Signal Design and Verification, Mobile Communications Germany, PSL, software developers, Synopsys, System-level design, SystemC, systems designers, SystemVerilog, The Design and Verification Conference & Exhibition Europe, UPF, UVM, Verification & Validation