Registration Now Open at www.dvcon-europe.org/register Grenoble, France, 9-7-2014 — /EuropaWire/ — WHO/WHAT: The Design and Verification Conference & Exhibition Europe (DVCon Europe) will take place in Munich on October 14-15, 2014. DVCon Europe is a new conference for the application of languages, … Read the full press release →
Posted in Business, Electronics & Machinery, France, Germany, Marketing, News, Technology
Tagged Accelera Systems Initiative, Accellera Systems Initiative, AMS languages, ARM, automation, Cadence, Circuit design, DVCon Europe, EDA standards, Electronic design automation, Embedded Systems, Hardware description language, Hardware verification language, Integrated circuit, Integrated circuit design, IP reuse, IP-XACT, JHDL, Low power methods, Mentor Graphics, microelectronics, Mixed-signal verification, MyHDL, OpenVera, Synopsys, System-level design, SystemC, SystemVerilog, SystemVerilog DPI, Verilog, Verilog-AMS, VHDL, VHDL-AMS